Suppression of Conductance in a Topological Insulator Nanostep Junction

Details Suppression of Conductance in a Topological Insulator Nanostep Junction Suppression of Conductance in a Topological Insulator Nanostep Junction

2012-04-16

arxiv.org/abs/1204.3392v1

Physics

Condensed Matter

Mesoscale and Nanoscale Physics

Scientific paper

We investigate quantum transport via surface states in a nanostep junction on the surface of a 3D topological insulator that involves two different side surfaces. We calculate the conductance across the junction within the scattering matrix formalism and find that as the bias voltage is increased, the conductance of the nanostep junction is suppressed by a universal factor of 1/3 compared to the conductance of a similar planar junction based on a single surface of a topological insulator. We also calculate and analyze the Fano factor of the nanostep junction and predict that the Fano factor saturates at 1/5, five times smaller than for a Poisson process.

Affiliated with

Also associated with

No associations

Rating

Suppression of Conductance in a Topological Insulator Nanostep Junction has received 1 rating(s) and 0 review(s), resulting in an average rating of 3.70 on a scale from 1 to 5. The overall rating for this scientific paper is good.

If you have personal experience with Suppression of Conductance in a Topological Insulator Nanostep Junction, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Suppression of Conductance in a Topological Insulator Nanostep Junction will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFWR-SCP-O-6082