In-plane gate single-electron transistor in Ga[Al]As fabricated by scanning probe lithography

Physics – Condensed Matter – Mesoscale and Nanoscale Physics

Scientific paper

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

4 pages, 3 figures

Scientific paper

10.1063/1.125045

A single-electron transistor has been realized in a Ga[Al]As heterostructure by oxidizing lines in the GaAs cap layer with an atomic force microscope. The oxide lines define the boundaries of the quantum dot, the in-plane gate electrodes, and the contacts of the dot to source and drain. Both the number of electrons in the dot as well as its coupling to the leads can be tuned with an additional, homogeneous top gate electrode. Pronounced Coulomb blockade oscillations are observed as a function of voltages applied to different gates. We find that, for positive top-gate voltages, the lithographic pattern is transferred with high accuracy to the electron gas. Furthermore, the dot shape does not change significantly when in-plane voltages are tuned.

No associations

LandOfFree

Say what you really think

Search LandOfFree.com for scientists and scientific papers. Rate them and share your experience with other people.

Rating

In-plane gate single-electron transistor in Ga[Al]As fabricated by scanning probe lithography does not yet have a rating. At this time, there are no reviews or comments for this scientific paper.

If you have personal experience with In-plane gate single-electron transistor in Ga[Al]As fabricated by scanning probe lithography, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and In-plane gate single-electron transistor in Ga[Al]As fabricated by scanning probe lithography will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFWR-SCP-O-682570

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.