FPGA Co-processor for the ALICE High Level Trigger

Details FPGA Co-processor for the ALICE High Level Trigger FPGA Co-processor for the ALICE High Level Trigger

2003-06-02

arxiv.org/abs/physics/0306017v3

Physics

Instrumentation and Detectors

Talk from the 2003 Computing in High Energy and Nuclear Physics (CHEP03), La Jolla, Ca, USA, March 2003, 5 pages, LaTeX, 8 eps

Scientific paper

The High Level Trigger (HLT) of the ALICE experiment requires massive parallel computing. One of the main tasks of the HLT system is two-dimensional cluster finding on raw data of the Time Projection Chamber (TPC), which is the main data source of ALICE. To reduce the number of computing nodes needed in the HLT farm, FPGAs, which are an intrinsic part of the system, will be utilized for this task. VHDL code implementing the Fast Cluster Finder algorithm, has been written, a testbed for functional verification of the code has been developed, and the code has been synthesized

Affiliated with

Also associated with

No associations

Rating

FPGA Co-processor for the ALICE High Level Trigger does not yet have a rating. At this time, there are no reviews or comments for this scientific paper.

If you have personal experience with FPGA Co-processor for the ALICE High Level Trigger, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and FPGA Co-processor for the ALICE High Level Trigger will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFWR-SCP-O-485001