Controlling Short-channel Effects in Deep Submicron SOI MOSFETs for Improved Reliability: A Review

Physics – Condensed Matter – Mesoscale and Nanoscale Physics

Scientific paper

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

Journal Paper

Scientific paper

This paper examines the performance degradation of a MOS device fabricated on silicon-on-insulator (SOI) due to the undesirable short-channel effects (SCE) as the channel length is scaled to meet the increasing demand for high-speed high-performing ULSI applications. The review assesses recent proposals to circumvent the SCE in SOI MOSFETs and a short evaluation of strengths and weaknesses specific to each attempt is presented. A new device structure called the dual-material gate (DMG) SOI MOSFET is discussed and its efficacy in suppressing SCEs such as drain-induced barrier lowering (DIBL), channel length modulation (CLM) and hot-carrier effects, all of which affect the reliability of ultra-small geometry MOSFETs, is assessed.

No associations

LandOfFree

Say what you really think

Search LandOfFree.com for scientists and scientific papers. Rate them and share your experience with other people.

Rating

Controlling Short-channel Effects in Deep Submicron SOI MOSFETs for Improved Reliability: A Review does not yet have a rating. At this time, there are no reviews or comments for this scientific paper.

If you have personal experience with Controlling Short-channel Effects in Deep Submicron SOI MOSFETs for Improved Reliability: A Review, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Controlling Short-channel Effects in Deep Submicron SOI MOSFETs for Improved Reliability: A Review will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFWR-SCP-O-42350

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.