Balanced ternary addition using a gated silicon nanowire

Details Balanced ternary addition using a gated silicon nanowire Balanced ternary addition using a gated silicon nanowire

2011-08-29

arxiv.org/abs/1108.5527v1

Physics

Condensed Matter

Mesoscale and Nanoscale Physics

Scientific paper

We demonstrate the proof of principle for a ternary adder using silicon metal-on-insulator single electron transistors (SET). Gate dependent rectifying behavior of a single electron transistor results in a robust three-valued output as a function of the potential of the SET island. Mapping logical, ternary inputs to the three gates controlling the potential of the SET island allows us to perform complex, inherently ternary operations, on a single transistor.

Affiliated with

Also associated with

No associations

Rating

Balanced ternary addition using a gated silicon nanowire does not yet have a rating. At this time, there are no reviews or comments for this scientific paper.

If you have personal experience with Balanced ternary addition using a gated silicon nanowire, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Balanced ternary addition using a gated silicon nanowire will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFWR-SCP-O-126193