Testing Logic Cores using a BIST P1500 Compliant Approach: A Case of Study

Details Testing Logic Cores using a BIST P1500 Compliant Approach: A Case of Study Testing Logic Cores using a BIST P1500 Compliant Approach: A Case of Study

2007-10-25

arxiv.org/abs/0710.4840v1

Dans Design, Automation and Test in Europe | Designers'Forum - DATE'05, Munich : Allemagne (2005)

Computer Science

Hardware Architecture

Submitted on behalf of EDAA (http://www.edaa.com/)

Scientific paper

In this paper we describe how we applied a BIST-based approach to the test of a logic core to be included in System-on-a-chip (SoC) environments. The approach advantages are the ability to protect the core IP, the simple test interface (thanks also to the adoption of the P1500 standard), the possibility to run the test at-speed, the reduced test time, and the good diagnostic capabilities. The paper reports figures about the achieved fault coverage, the required area overhead, and the performance slowdown, and compares the figures with those for alternative approaches, such as those based on full scan and sequential ATPG.

Affiliated with

Also associated with

No associations

Rating

Testing Logic Cores using a BIST P1500 Compliant Approach: A Case of Study does not yet have a rating. At this time, there are no reviews or comments for this scientific paper.

If you have personal experience with Testing Logic Cores using a BIST P1500 Compliant Approach: A Case of Study, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Testing Logic Cores using a BIST P1500 Compliant Approach: A Case of Study will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFWR-SCP-O-432929