Physics – Condensed Matter – Materials Science
Scientific paper
2005-06-03
Solid State Electronics 49 1516-1521 (2005)
Physics
Condensed Matter
Materials Science
Scientific paper
10.1016/j.sse.2005.07.016
We report on detailed room temperature and low temperature transport properties of double-gate Si MOSFETs with the Si well thickness in the range 7-17 nm. The devices were fabricated on silicon-on-insulator wafers utilizing wafer bonding, which enabled us to use heavily doped metallic back gate. We observe mobility enhancement effects at symmetric gate bias at room temperature, which is the finger print of the volume inversion/accumulation effect. An asymmetry in the mobility is detected at 300 K and at 1.6 K between the top and back interfaces of the Si well, which is interpreted to arise from different surface roughnesses of the interfaces. Low temperature peak mobilities of the reported devices scale monotonically with Si well thickness and the maximum low temperature mobility was 1.9 m2/Vs, which was measured from a 16.5 nm thick device. In the magneto transport data we observe single and two sub-band Landau level filling factor behavior depending on the well thickness and gate biasing.
Ahopelto Jouni
Gamiz F.
Prunnila Mika
No associations
LandOfFree
Electron Mobility and Magneto Transport Study of Ultra-Thin Channel Double-Gate Si MOSFETs does not yet have a rating. At this time, there are no reviews or comments for this scientific paper.
If you have personal experience with Electron Mobility and Magneto Transport Study of Ultra-Thin Channel Double-Gate Si MOSFETs, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Electron Mobility and Magneto Transport Study of Ultra-Thin Channel Double-Gate Si MOSFETs will most certainly appreciate the feedback.
Profile ID: LFWR-SCP-O-403038