Delay Analysis of Graphene Field-Effect Transistors

Physics – Condensed Matter – Mesoscale and Nanoscale Physics

Scientific paper

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

3 pages, 3 figures, accepted for publication in IEEE Electron Device Letters

Scientific paper

In this letter, we analyze the carrier transit delay in graphene field-effect transistors (GFETs). GFETs are fabricated at the wafer-scale on sapphire substrate. For a device with a gate length of 210 nm, a current gain cut-off frequency fT of 18 GHz and 22 GHz is obtained before and after de-embedding. The extraction of the internal (Cgs,i, Cgd,i) and external capacitances (Cgs,ex and Cgd,ex) from the scaling behavior of the gate capacitances Cgs and Cgd allows the intrinsic ({\tau}_int), extrinsic ({\tau}_ext) and parasitic delays ({\tau}_par) to be obtained. In addition, the extraction of the intrinsic delay provides a new way to directly estimate carrier velocity from the experimental data while the breakdown of the total delay into intrinsic, extrinsic, and parasitic components can offer valuable information for optimizing RF GFETs structures.

No associations

LandOfFree

Say what you really think

Search LandOfFree.com for scientists and scientific papers. Rate them and share your experience with other people.

Rating

Delay Analysis of Graphene Field-Effect Transistors does not yet have a rating. At this time, there are no reviews or comments for this scientific paper.

If you have personal experience with Delay Analysis of Graphene Field-Effect Transistors, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Delay Analysis of Graphene Field-Effect Transistors will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFWR-SCP-O-188775

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.