Efficient implementation of GALS systems over commercial synchronous FPGAs: a new approach

Details Efficient implementation of GALS systems over commercial synchronous FPGAs: a new approach Efficient implementation of GALS systems over commercial synchronous FPGAs: a new approach

2008-02-23

arxiv.org/abs/0802.3441v1

"Implementacion eficiente de sistemas GALS sobre FPGAs", Jornadas de Computacion Reconfigurable y Aplicaciones (JCRA'07), Zara

Computer Science

Hardware Architecture

English version of the paper presented in the Spanish Workshop on Reconfigurable Computing and Applications, Zaragoza (2007)

Scientific paper

The new vision presented is aimed to overcome the logic overhead issues that previous works exhibit when applying GALS techniques to programmable logic devices. The proposed new view relies in a 2-phase, bundled data parity based protocol for data transfer and clock generation tasks. The ability of the introduced methodology for smart real-time delay selection allows the implementation of a variety of new methodologies for electromagnetic interference mitigation and device environment changes adaptation.

Affiliated with

Also associated with

No associations

Rating

Efficient implementation of GALS systems over commercial synchronous FPGAs: a new approach does not yet have a rating. At this time, there are no reviews or comments for this scientific paper.

If you have personal experience with Efficient implementation of GALS systems over commercial synchronous FPGAs: a new approach, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Efficient implementation of GALS systems over commercial synchronous FPGAs: a new approach will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFWR-SCP-O-571486