High-level synthesis under I/O Timing and Memory constraints

Details High-level synthesis under I/O Timing and Memory constraints High-level synthesis under I/O Timing and Memory constraints

2006-05-30

arxiv.org/abs/cs/0605143v1

International Symposium on Circuits And Systems (2005) 680-683

Computer Science

Hardware Architecture

Scientific paper

The design of complex Systems-on-Chips implies to take into account communication and memory access constraints for the integration of dedicated hardware accelerator. In this paper, we present a methodology and a tool that allow the High-Level Synthesis of DSP algorithm, under both I/O timing and memory constraints. Based on formal models and a generic architecture, this tool helps the designer to find a reasonable trade-off between both the required I/O timing behavior and the internal memory access parallelism of the circuit. The interest of our approach is demonstrated on the case study of a FFT algorithm.

Affiliated with

Also associated with

No associations

Rating

High-level synthesis under I/O Timing and Memory constraints does not yet have a rating. At this time, there are no reviews or comments for this scientific paper.

If you have personal experience with High-level synthesis under I/O Timing and Memory constraints, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and High-level synthesis under I/O Timing and Memory constraints will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFWR-SCP-O-467179