Integration, Verification and Layout of a Complex Multimedia SOC

Details Integration, Verification and Layout of a Complex Multimedia SOC Integration, Verification and Layout of a Complex Multimedia SOC

2007-10-25

arxiv.org/abs/0710.4667v1

Dans Design, Automation and Test in Europe - DATE'05, Munich : Allemagne (2005)

Computer Science

Hardware Architecture

Submitted on behalf of EDAA (http://www.edaa.com/)

Scientific paper

We present our experience of designing a single-chip controller for advanced digital still camera from specification all the way to mass production. The process involves collaboration with camera system designer, IP vendors, EDA vendors, silicon wafer foundry, package and testing houses, and camera maker. We also co-work with academic research groups to develop a JPEG codec IP and memory BIST and SOC testing methodology. In this presentation, we cover the problems encountered, our solutions, and lessons learned.

Affiliated with

Also associated with

No associations

Rating

Integration, Verification and Layout of a Complex Multimedia SOC does not yet have a rating. At this time, there are no reviews or comments for this scientific paper.

If you have personal experience with Integration, Verification and Layout of a Complex Multimedia SOC, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Integration, Verification and Layout of a Complex Multimedia SOC will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFWR-SCP-O-431708