Computer Science – Hardware Architecture
Scientific paper
2007-10-25
Dans Design, Automation and Test in Europe - DATE'05, Munich : Allemagne (2005)
Computer Science
Hardware Architecture
Submitted on behalf of EDAA (http://www.edaa.com/)
Scientific paper
10.1109/DATE.2005.166
Detailed modeling of processors and high performance cycle-accurate simulators are essential for today's hardware and software design. These problems are challenging enough by themselves and have seen many previous research efforts. Addressing both simultaneously is even more challenging, with many existing approaches focusing on one over another. In this paper, we propose the Reduced Colored Petri Net (RCPN) model that has two advantages: first, it offers a very simple and intuitive way of modeling pipelined processors; second, it can generate high performance cycle-accurate simulators. RCPN benefits from all the useful features of Colored Petri Nets without suffering from their exponential growth in complexity. RCPN processor models are very intuitive since they are a mirror image of the processor pipeline block diagram. Furthermore, in our experiments on the generated cycle-accurate simulators for XScale and StrongArm processor models, we achieved an order of magnitude (~15 times) speedup over the popular SimpleScalar ARM simulator.
Dutt Nikil
Reshadi Mehrdad
No associations
LandOfFree
Generic Pipelined Processor Modeling and High Performance Cycle-Accurate Simulator Generation does not yet have a rating. At this time, there are no reviews or comments for this scientific paper.
If you have personal experience with Generic Pipelined Processor Modeling and High Performance Cycle-Accurate Simulator Generation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Generic Pipelined Processor Modeling and High Performance Cycle-Accurate Simulator Generation will most certainly appreciate the feedback.
Profile ID: LFWR-SCP-O-431432