Synthesis of Low-Power Digital Circuits Derived from Binary Decision Diagrams

Details Synthesis of Low-Power Digital Circuits Derived from Binary Decision Diagrams Synthesis of Low-Power Digital Circuits Derived from Binary Decision Diagrams

2002-07-04

arxiv.org/abs/cs/0207012v1

ECCTD 2001

Computer Science

Hardware Architecture

4 pages, 3 figures, 1 table, ECCTD'01

Scientific paper

This paper introduces a novel method for synthesizing digital circuits derived from Binary Decision Diagrams (BDDs) that can yield to reduction in power dissipation. The power reduction is achieved by decreasing the switching activity in a circuit while paying close attention to information measures as an optimization criterion. We first present the technique of efficient BDD-based computation of information measures which are used to guide the power optimization procedures. Using this technique, we have developed an algorithm of BDD reordering which leads to reducing the power consumption of the circuits derived from BDDs. Results produced by the synthesis on the ISCAS benchmark circuits are very encouraging.

Affiliated with

Also associated with

No associations

Rating

Synthesis of Low-Power Digital Circuits Derived from Binary Decision Diagrams does not yet have a rating. At this time, there are no reviews or comments for this scientific paper.

If you have personal experience with Synthesis of Low-Power Digital Circuits Derived from Binary Decision Diagrams, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Synthesis of Low-Power Digital Circuits Derived from Binary Decision Diagrams will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFWR-SCP-O-154925