VLSI Implementation of RSA Encryption System Using Ancient Indian Vedic Mathematics

Details VLSI Implementation of RSA Encryption System Using Ancient Indian Vedic Mathematics VLSI Implementation of RSA Encryption System Using Ancient Indian Vedic Mathematics

2006-09-07

arxiv.org/abs/cs/0609028v1

Computer Science

Hardware Architecture

5 Pages: Proceedings of SPIE -- Volume 5837 VLSI Circuits and Systems II, Jose F. Lopez, Francisco V. Fernandez, Jose Maria Lo

Scientific paper

This paper proposes the hardware implementation of RSA encryption/decryption algorithm using the algorithms of Ancient Indian Vedic Mathematics that have been modified to improve performance. The recently proposed hierarchical overlay multiplier architecture is used in the RSA circuitry for multiplication operation. The most significant aspect of the paper is the development of a division architecture based on Straight Division algorithm of Ancient Indian Vedic Mathematics and embedding it in RSA encryption/decryption circuitry for improved efficiency. The coding is done in Verilog HDL and the FPGA synthesis is done using Xilinx Spartan library. The results show that RSA circuitry implemented using Vedic division and multiplication is efficient in terms of area/speed compared to its implementation using conventional multiplication and division architectures

Affiliated with

Also associated with

No associations

Rating

VLSI Implementation of RSA Encryption System Using Ancient Indian Vedic Mathematics does not yet have a rating. At this time, there are no reviews or comments for this scientific paper.

If you have personal experience with VLSI Implementation of RSA Encryption System Using Ancient Indian Vedic Mathematics, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and VLSI Implementation of RSA Encryption System Using Ancient Indian Vedic Mathematics will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFWR-SCP-O-317734