The Distributed Network Processor: a novel off-chip and on-chip interconnection network architecture

Details The Distributed Network Processor: a novel off-chip and on-chip interconnection network architecture The Distributed Network Processor: a novel off-chip and on-chip interconnection network architecture

2012-03-07

arxiv.org/abs/1203.1536v1

Computer Science

Hardware Architecture

8 pages, 11 figures, submitted to Hot Interconnect 2009

Scientific paper

One of the most demanding challenges for the designers of parallel computing architectures is to deliver an efficient network infrastructure providing low latency, high bandwidth communications while preserving scalability. Besides off-chip communications between processors, recent multi-tile (i.e. multi-core) architectures face the challenge for an efficient on-chip interconnection network between processor's tiles. In this paper, we present a configurable and scalable architecture, based on our Distributed Network Processor (DNP) IP Library, targeting systems ranging from single MPSoCs to massive HPC platforms. The DNP provides inter-tile services for both on-chip and off-chip communications with a uniform RDMA style API, over a multi-dimensional direct network with a (possibly) hybrid topology.

Affiliated with

Also associated with

No associations

Rating

The Distributed Network Processor: a novel off-chip and on-chip interconnection network architecture does not yet have a rating. At this time, there are no reviews or comments for this scientific paper.

If you have personal experience with The Distributed Network Processor: a novel off-chip and on-chip interconnection network architecture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and The Distributed Network Processor: a novel off-chip and on-chip interconnection network architecture will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFWR-SCP-O-395012