Test Time Reduction Reusing Multiple Processors in a Network-on-Chip Based Architecture

Details Test Time Reduction Reusing Multiple Processors in a Network-on-Chip Based Architecture Test Time Reduction Reusing Multiple Processors in a Network-on-Chip Based Architecture

2007-10-25

arxiv.org/abs/0710.4795v1

Dans Design, Automation and Test in Europe - DATE'05, Munich : Allemagne (2005)

Computer Science

Hardware Architecture

Submitted on behalf of EDAA (http://www.edaa.com/)

Scientific paper

The increasing complexity and the short life cycles of embedded systems are pushing the current system-on-chip designs towards a rapid increasing on the number of programmable processing units, while decreasing the gate count for custom logic. Considering this trend, this work proposes a test planning method capable of reusing available processors as test sources and sinks, and the on-chip network as the test access mechanism. Experimental results are based on ITC'02 benchmarks and on two open core processors compliant with MIPS and SPARC instruction set. The results show that the cooperative use of both the on-chip network and the embedded processors can increase the test parallelism and reduce the test time without additional cost in area and pins.

Affiliated with

Also associated with

No associations

Rating

Test Time Reduction Reusing Multiple Processors in a Network-on-Chip Based Architecture does not yet have a rating. At this time, there are no reviews or comments for this scientific paper.

If you have personal experience with Test Time Reduction Reusing Multiple Processors in a Network-on-Chip Based Architecture, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Test Time Reduction Reusing Multiple Processors in a Network-on-Chip Based Architecture will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFWR-SCP-O-432581