Techniques for Fast Transient Fault Grading Based on Autonomous Emulation

Details Techniques for Fast Transient Fault Grading Based on Autonomous Emulation Techniques for Fast Transient Fault Grading Based on Autonomous Emulation

2007-10-25

arxiv.org/abs/0710.4757v1

Dans Design, Automation and Test in Europe - DATE'05, Munich : Allemagne (2005)

Computer Science

Hardware Architecture

Submitted on behalf of EDAA (http://www.edaa.com/)

Scientific paper

Very deep submicron and nanometer technologies have increased notably integrated circuit (IC) sensitiveness to radiation. Soft errors are currently appearing into ICs working at earth surface. Hardened circuits are currently required in many applications where Fault Tolerance (FT) was not a requirement in the very near past. The use of platform FPGAs for the emulation of single-event upset effects (SEU) is gaining attention in order to speed up the FT evaluation. In this work, a new emulation system for FT evaluation with respect to SEU effects is proposed, providing shorter evaluation times by performing all the evaluation process in the FPGA and avoiding emulator-host communication bottlenecks.

Affiliated with

Also associated with

No associations

Rating

Techniques for Fast Transient Fault Grading Based on Autonomous Emulation does not yet have a rating. At this time, there are no reviews or comments for this scientific paper.

If you have personal experience with Techniques for Fast Transient Fault Grading Based on Autonomous Emulation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Techniques for Fast Transient Fault Grading Based on Autonomous Emulation will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFWR-SCP-O-432372