Computer Science – Hardware Architecture
Scientific paper
2011-11-13
International Journal of Computer Science, Engineering and Applications (IJCSEA), Vol. 1, No. 5, pp. 59-71, 2011
Computer Science
Hardware Architecture
13 pages, 8 figures
Scientific paper
10.5121/ijcsea.2011.1506
Advancements in multi-core have created interest among many research groups in finding out ways to harness the true power of processor cores. Recent research suggests that on-board component such as cache memory plays a crucial role in deciding the performance of multi-core systems. In this paper, performance of cache memory is evaluated through the parameters such as cache access time, miss rate and miss penalty. The influence of cache parameters over execution time is also discussed. Results obtained from simulated studies of multi-core environments with different instruction set architectures (ISA) like ALPHA and X86 are produced.
Srinivas V. V.
Gounden Ammasai N.
Ramasubramanian N.
No associations
LandOfFree
Performance of Cache Memory Subsystems for Multicore Architectures does not yet have a rating. At this time, there are no reviews or comments for this scientific paper.
If you have personal experience with Performance of Cache Memory Subsystems for Multicore Architectures, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Performance of Cache Memory Subsystems for Multicore Architectures will most certainly appreciate the feedback.
Profile ID: LFWR-SCP-O-340903