Partial Reversible Gates(PRG) for Reversible BCD Arithmetic

Details Partial Reversible Gates(PRG) for Reversible BCD Arithmetic Partial Reversible Gates(PRG) for Reversible BCD Arithmetic

2007-11-16

arxiv.org/abs/0711.2674v1

Computer Science

Hardware Architecture

Published in Proceedings of the 2007 International Conference on Computer Design(CDES'07), Las Vegas, U.S.A, June 2007, pp. 90

Scientific paper

IEEE 754r is the ongoing revision to the IEEE 754 floating point standard and a major enhancement to the standard is the addition of decimal format. Furthermore, in the recent years reversible logic has emerged as a promising computing paradigm having its applications in low power CMOS, quantum computing, nanotechnology, and optical computing. The major goal in reversible logic is to minimize the number of reversible gates and garbage outputs. Thus, this paper proposes the novel concept of partial reversible gates that will satisfy the reversibility criteria for specific cases in BCD arithmetic. The partial reversible gate is proposed to minimize the number of reversible gates and garbage outputs, while designing the reversible BCD arithmetic circuits.

Affiliated with

Also associated with

No associations

Rating

Partial Reversible Gates(PRG) for Reversible BCD Arithmetic does not yet have a rating. At this time, there are no reviews or comments for this scientific paper.

If you have personal experience with Partial Reversible Gates(PRG) for Reversible BCD Arithmetic, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Partial Reversible Gates(PRG) for Reversible BCD Arithmetic will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFWR-SCP-O-60730