Optimal Final Carry Propagate Adder Design for Parallel Multipliers

Details Optimal Final Carry Propagate Adder Design for Parallel Multipliers Optimal Final Carry Propagate Adder Design for Parallel Multipliers

2011-10-17

arxiv.org/abs/1110.3584v1

Computer Science

Hardware Architecture

7 pages, 7 figures, 2 tables, Submitted 0n 26 August 2011 to IEEE Transactions on VLSI Systems

Scientific paper

Based on the ASIC layout level simulation of 7 types of adder structures each of four different sizes, i.e. a total of 28 adders, we propose expressions for the width of each of the three regions of the final Carry Propagate Adder (CPA) to be used in parallel multipliers. We also propose the types of adders to be used in each region that would lead to the optimal performance of the hybrid final adders in parallel multipliers. This work evaluates the complete performance of the analyzed designs in terms of delay, area, power through custom design and layout in 0.18 um CMOS process technology.

Affiliated with

Also associated with

No associations

Rating

Optimal Final Carry Propagate Adder Design for Parallel Multipliers does not yet have a rating. At this time, there are no reviews or comments for this scientific paper.

If you have personal experience with Optimal Final Carry Propagate Adder Design for Parallel Multipliers, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Optimal Final Carry Propagate Adder Design for Parallel Multipliers will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFWR-SCP-O-317312