Optical Link ASICs for the LHC Upgrade

Physics – Instrumentation and Detectors

Scientific paper

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

To be published in the proceedings of DPF-2009, Detroit, MI, July 2009, eConf C090726

Scientific paper

We have designed three ASICs for possible applications in the optical links of a new layer of pixel detector in the ATLAS experiment for the first phase of the LHC luminosity upgrade. The ASICs include a high-speed driver for the VCSEL, a receiver/decoder to decode the signal received at the PIN diode to extract the data and clock, and a clock multiplier to produce a higher frequency clock to serialize the data for transmission. These ASICs were designed using a 130 nm CMOS process to enhance the radiation-hardness. We have characterized the fabricated ASICs and the submission has been mostly successful. We irradiated the ASICs with 24 GeV/c protons at CERN to a dosage of 70 Mrad. We observed no significant degradation except the driver circuit in the VCSEL driver fabricated using the thick oxide process in order to provide sufficient voltage to drive a VCSEL. The degradation is due to a large threshold shifts in the PMOS transistors used.

No associations

LandOfFree

Say what you really think

Search LandOfFree.com for scientists and scientific papers. Rate them and share your experience with other people.

Rating

Optical Link ASICs for the LHC Upgrade does not yet have a rating. At this time, there are no reviews or comments for this scientific paper.

If you have personal experience with Optical Link ASICs for the LHC Upgrade, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Optical Link ASICs for the LHC Upgrade will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFWR-SCP-O-172808

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.