Noise Limited Computational Speed

Details Noise Limited Computational Speed Noise Limited Computational Speed

2007-02-11

arxiv.org/abs/cs/0702062v1

L. Gammaitoni, Applied Physics Letters, 11/2007, Volume 91, p.3, (2007)

Computer Science

Hardware Architecture

Scientific paper

10.1063/1.2817968

In modern transistor based logic gates, the impact of noise on computation has become increasingly relevant since the voltage scaling strategy, aimed at decreasing the dissipated power, has increased the probability of error due to the reduced switching threshold voltages. In this paper we discuss the role of noise in a two state model that mimic the dynamics of standard logic gates and show that the presence of the noise sets a fundamental limit to the computing speed. An optimal idle time interval that minimizes the error probability, is derived.

Affiliated with

Also associated with

No associations

Rating

Noise Limited Computational Speed does not yet have a rating. At this time, there are no reviews or comments for this scientific paper.

If you have personal experience with Noise Limited Computational Speed, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Noise Limited Computational Speed will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFWR-SCP-O-538507