Computer Science – Hardware Architecture
Scientific paper
2007-10-25
Dans Design, Automation and Test in Europe | Designers'Forum - DATE'05, Munich : Allemagne (2005)
Computer Science
Hardware Architecture
Submitted on behalf of EDAA (http://www.edaa.com/)
Scientific paper
The MultiNoC system implements a programmable on-chip multiprocessing platform built on top of an efficient, low area overhead intra-chip interconnection scheme. The employed interconnection structure is a Network on Chip, or NoC. NoCs are emerging as a viable alternative to increasing demands on interconnection architectures, due to the following characteristics: (i) energy efficiency and reliability; (ii) scalability of bandwidth, when compared to traditional bus architectures; (iii) reusability; (iv) distributed routing decisions. An external host computer feeds MultiNoC with application instructions and data. After this initialization procedure, MultiNoC executes some algorithm. After finishing execution of the algorithm, output data can be read back by the host. Sequential or parallel algorithms conveniently adapted to the MultiNoC structure can be executed. The main motivation to propose this design is to enable the investigation of current trends to increase the number of embedded processors in SoCs, leading to the concept of "sea of processors" systems.
Calazans Ney
Mello Aline
Moller Leandro
Moraes Fernando
No associations
LandOfFree
MultiNoC: A Multiprocessing System Enabled by a Network on Chip does not yet have a rating. At this time, there are no reviews or comments for this scientific paper.
If you have personal experience with MultiNoC: A Multiprocessing System Enabled by a Network on Chip, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and MultiNoC: A Multiprocessing System Enabled by a Network on Chip will most certainly appreciate the feedback.
Profile ID: LFWR-SCP-O-432943