Computer Science – Hardware Architecture
Scientific paper
2010-09-09
International Journal of Computer Networks and Communications (IJCNC). Vol.2, No. 4, pp. 58-71, July 2010
Computer Science
Hardware Architecture
Scientific paper
10.5121/ijcnc.2010.2406
Considerable research has taken place in recent times in the area of parameterization of software defined radio (SDR) architecture. Parameterization decreases the size of the software to be downloaded and also limits the hardware reconfiguration time. The present paper is based on the design and development of a programmable baseband modulator that perform the QPSK modulation schemes and as well as its other three commonly used variants to satisfy the requirement of several established 2G and 3G wireless communication standards. The proposed design has been shown to be capable of operating at a maximum data rate of 77 Mbps on Xilinx Virtex 2-Pro University field programmable gate array (FPGA) board. The pulse shaping root raised cosine (RRC) filter has been implemented using distributed arithmetic (DA) technique in the present work in order to reduce the computational complexity, and to achieve appropriate power reduction and enhanced throughput. The designed multiplier-less programmable 32-tap FIR-based RRC filter has been found to withstand a peak inter-symbol interference (ISI) distortion of -41 dBs
Chakrabarti Indrajit
Hatai Indranil
No associations
LandOfFree
Multi-standard programmable baseband modulator for next generation wireless communication does not yet have a rating. At this time, there are no reviews or comments for this scientific paper.
If you have personal experience with Multi-standard programmable baseband modulator for next generation wireless communication, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Multi-standard programmable baseband modulator for next generation wireless communication will most certainly appreciate the feedback.
Profile ID: LFWR-SCP-O-560062