Modeling Interconnect Variability Using Efficient Parametric Model Order Reduction

Details Modeling Interconnect Variability Using Efficient Parametric Model Order Reduction Modeling Interconnect Variability Using Efficient Parametric Model Order Reduction

2007-10-25

arxiv.org/abs/0710.4654v1

Dans Design, Automation and Test in Europe - DATE'05, Munich : Allemagne (2005)

Computer Science

Hardware Architecture

Submitted on behalf of EDAA (http://www.edaa.com/)

Scientific paper

Assessing IC manufacturing process fluctuations and their impacts on IC interconnect performance has become unavoidable for modern DSM designs. However, the construction of parametric interconnect models is often hampered by the rapid increase in computational cost and model complexity. In this paper we present an efficient yet accurate parametric model order reduction algorithm for addressing the variability of IC interconnect performance. The efficiency of the approach lies in a novel combination of low-rank matrix approximation and multi-parameter moment matching. The complexity of the proposed parametric model order reduction is as low as that of a standard Krylov subspace method when applied to a nominal system. Under the projection-based framework, our algorithm also preserves the passivity of the resulting parametric models.

Affiliated with

Also associated with

No associations

Rating

Modeling Interconnect Variability Using Efficient Parametric Model Order Reduction does not yet have a rating. At this time, there are no reviews or comments for this scientific paper.

If you have personal experience with Modeling Interconnect Variability Using Efficient Parametric Model Order Reduction, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Modeling Interconnect Variability Using Efficient Parametric Model Order Reduction will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFWR-SCP-O-431645