Method to implement the CCD timing generator based on FPGA

Details Method to implement the CCD timing generator based on FPGA Method to implement the CCD timing generator based on FPGA

Jul 2010

adsabs.harvard.edu/cgi-bin/nph-data_query?bibcode=2010spie.7742e..54l&link_type=abstract

High Energy, Optical, and Infrared Detectors for Astronomy IV. Edited by Holland, Andrew D.; Dorn, David A. Proceedings of th

Astronomy and Astrophysics

Astronomy

Scientific paper

With the advance of the PFPA technology, the design methodology of digital systems is changing. In recent years we develop a method to implement the CCD timing generator based on FPGA and VHDL. This paper presents the principles and implementation skills of the method. Taking a developed camera as an example, we introduce the structure, input and output clocks/signals of a timing generator implemented in the camera. The generator is composed of a top module and a bottom module. The bottom one is made up of 4 sub-modules which correspond to 4 different operation modes. The modules are implemented by 5 VHDL programs. Frame charts of the architecture of these programs are shown in the paper. We also describe implementation steps of the timing generator in Quartus II, and the interconnections between the generator and a Nios soft core processor which is the controller of this generator. Some test results are presented in the end.

Affiliated with

Also associated with

No associations

Rating

Method to implement the CCD timing generator based on FPGA does not yet have a rating. At this time, there are no reviews or comments for this scientific paper.

If you have personal experience with Method to implement the CCD timing generator based on FPGA, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Method to implement the CCD timing generator based on FPGA will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFWR-SCP-O-982104