Memory Testing Under Different Stress Conditions: An Industrial Evaluation

Details Memory Testing Under Different Stress Conditions: An Industrial Evaluation Memory Testing Under Different Stress Conditions: An Industrial Evaluation

2007-10-25

arxiv.org/abs/0710.4693v1

Dans Design, Automation and Test in Europe - DATE'05, Munich : Allemagne (2005)

Computer Science

Hardware Architecture

Submitted on behalf of EDAA (http://www.edaa.com/)

Scientific paper

This paper presents the effectiveness of various stress conditions (mainly voltage and frequency) on detecting the resistive shorts and open defects in deep sub-micron embedded memories in an industrial environment. Simulation studies on very-low voltage, high voltage and at-speed testing show the need of the stress conditions for high quality products; i.e., low defect-per-million (DPM) level, which is driving the semiconductor market today. The above test conditions have been validated to screen out bad devices on real silicon (a test-chip) built on CMOS 0.18 um technology. IFA (inductive fault analysis) based simulation technique leads to an efficient fault coverage and DPM estimator, which helps the customers upfront to make decisions on test algorithm implementations under different stress conditions in order to reduce the number of test escapes.

Affiliated with

Also associated with

No associations

Rating

Memory Testing Under Different Stress Conditions: An Industrial Evaluation does not yet have a rating. At this time, there are no reviews or comments for this scientific paper.

If you have personal experience with Memory Testing Under Different Stress Conditions: An Industrial Evaluation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory Testing Under Different Stress Conditions: An Industrial Evaluation will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFWR-SCP-O-431829