Memory Aware High-Level Synthesis for Embedded Systems

Details Memory Aware High-Level Synthesis for Embedded Systems Memory Aware High-Level Synthesis for Embedded Systems

2006-05-30

arxiv.org/abs/cs/0605145v1

IADIS conference on Applied Computing, Portugal (2004) 499-506

Computer Science

Hardware Architecture

Scientific paper

We introduce a new approach to take into account the memory architecture and the memory mapping in the High- Level Synthesis of Real-Time embedded systems. We formalize the memory mapping as a set of constraints used in the scheduling step. We use a memory mapping file to include those memory constraints in our HLS tool GAUT. Our scheduling algorithm exhibits a relatively low complexity that permits to tackle complex designs in a reasonable time. Finally, we show how to explore, with the help of GAUT, a wide range of solutions, and to reach a good tradeoff between time, power-consumption, and area.

Affiliated with

Also associated with

No associations

Rating

Memory Aware High-Level Synthesis for Embedded Systems does not yet have a rating. At this time, there are no reviews or comments for this scientific paper.

If you have personal experience with Memory Aware High-Level Synthesis for Embedded Systems, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Memory Aware High-Level Synthesis for Embedded Systems will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFWR-SCP-O-467192