Low Power Oriented CMOS Circuit Optimization Protocol

Details Low Power Oriented CMOS Circuit Optimization Protocol Low Power Oriented CMOS Circuit Optimization Protocol

2007-10-25

arxiv.org/abs/0710.4760v1

Dans Design, Automation and Test in Europe - DATE'05, Munich : Allemagne (2005)

Computer Science

Hardware Architecture

Submitted on behalf of EDAA (http://www.edaa.com/)

Scientific paper

Low power oriented circuit optimization consists in selecting the best alternative between gate sizing, buffer insertion and logic structure transformation, for satisfying a delay constraint at minimum area cost. In this paper we used a closed form model of delay in CMOS structures to define metrics for a deterministic selection of the optimization alternative. The target is delay constraint satisfaction with minimum area cost. We validate the design space exploration method, defining maximum and minimum delay bounds on logical paths. Then we adapt this method to a "constant sensitivity method" allowing to size a circuit at minimum area under a delay constraint. An optimisation protocol is finally defined to manage the trade-off performance constraint - circuit structure. These methods are implemented in an optimization tool (POPS) and validated by comparing on a 0.25$\mu$m process, the optimization efficiency obtained on various benchmarks (ISCAS?85) to that resulting from an industrial tool.

Affiliated with

Also associated with

No associations

Rating

Low Power Oriented CMOS Circuit Optimization Protocol does not yet have a rating. At this time, there are no reviews or comments for this scientific paper.

If you have personal experience with Low Power Oriented CMOS Circuit Optimization Protocol, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Low Power Oriented CMOS Circuit Optimization Protocol will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFWR-SCP-O-432390