Leakage-Aware Interconnect for On-Chip Network

Details Leakage-Aware Interconnect for On-Chip Network Leakage-Aware Interconnect for On-Chip Network

2007-10-25

arxiv.org/abs/0710.4731v1

Dans Design, Automation and Test in Europe - DATE'05, Munich : Allemagne (2005)

Computer Science

Hardware Architecture

Submitted on behalf of EDAA (http://www.edaa.com/)

Scientific paper

On-chip networks have been proposed as the interconnect fabric for future systems-on-chip and multi-processors on chip. Power is one of the main constraints of these systems and interconnect consumes a significant portion of the power budget. In this paper, we propose four leakage-aware interconnect schemes. Our schemes achieve 10.13%~63.57% active leakage savings and 12.35%~95.96% standby leakage savings across schemes while the delay penalty ranges from 0% to 4.69%.

Affiliated with

Also associated with

No associations

Rating

Leakage-Aware Interconnect for On-Chip Network does not yet have a rating. At this time, there are no reviews or comments for this scientific paper.

If you have personal experience with Leakage-Aware Interconnect for On-Chip Network, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Leakage-Aware Interconnect for On-Chip Network will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFWR-SCP-O-432241