Implementation of High-Resolution Time-to-Digital Converters on two different FPGA devices

Details Implementation of High-Resolution Time-to-Digital Converters on two different FPGA devices Implementation of High-Resolution Time-to-Digital Converters on two different FPGA devices

Jun 2008

adsabs.harvard.edu/cgi-bin/nph-data_query?bibcode=2008apsp.conf...50c&link_type=abstract

ASTROPARTICLE, PARTICLE AND SPACE PHYSICS, DETECTORS AND MEDICAL PHYSICS APPLICATIONS. Proceedings of the 10th Conference. Held

Physics

Medical Physics

Scientific paper

This paper describes the development of two high precision Time-to-Digital Converter (TDC) in two different SRAM-based FPGA devices. The time conversion is based on a course counter for long range and on a stabilised delay line for the time interpolation within the system clock cycle. In the first method, dedicated carry lines are used to perform fine time measurement, while in the second one a differential tapped delay line is used. In this paper we compare the two architectures and show their performance in terms of stability and resolution.

Affiliated with

Also associated with

No associations

Rating

Implementation of High-Resolution Time-to-Digital Converters on two different FPGA devices does not yet have a rating. At this time, there are no reviews or comments for this scientific paper.

If you have personal experience with Implementation of High-Resolution Time-to-Digital Converters on two different FPGA devices, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Implementation of High-Resolution Time-to-Digital Converters on two different FPGA devices will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFWR-SCP-O-1428462