Hardware Accelerated Power Estimation

Details Hardware Accelerated Power Estimation Hardware Accelerated Power Estimation

2007-10-25

arxiv.org/abs/0710.4742v1

Dans Design, Automation and Test in Europe - DATE'05, Munich : Allemagne (2005)

Computer Science

Hardware Architecture

Submitted on behalf of EDAA (http://www.edaa.com/)

Scientific paper

In this paper, we present power emulation, a novel design paradigm that utilizes hardware acceleration for the purpose of fast power estimation. Power emulation is based on the observation that the functions necessary for power estimation (power model evaluation, aggregation, etc.) can be implemented as hardware circuits. Therefore, we can enhance any given design with "power estimation hardware", map it to a prototyping platform, and exercise it with any given test stimuli to obtain power consumption estimates. Our empirical studies with industrial designs reveal that power emulation can achieve significant speedups (10X to 500X) over state-of-the-art commercial register-transfer level (RTL) power estimation tools.

Affiliated with

Also associated with

No associations

Rating

Hardware Accelerated Power Estimation does not yet have a rating. At this time, there are no reviews or comments for this scientific paper.

If you have personal experience with Hardware Accelerated Power Estimation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Hardware Accelerated Power Estimation will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFWR-SCP-O-432315