FPGA Implementation of a Reconfigurable Viterbi Decoder for WiMAX Receiver

Details FPGA Implementation of a Reconfigurable Viterbi Decoder for WiMAX Receiver FPGA Implementation of a Reconfigurable Viterbi Decoder for WiMAX Receiver

2010-07-26

arxiv.org/abs/1007.4465v1

Computer Science

Hardware Architecture

Scientific paper

10.1109/ICM.2009.5418636

Field Programmable Gate Array technology (FPGA) is a highly configurable option for implementing many sophisticated signal processing tasks in Software Defined Radios (SDRs). Those types of radios are realized using highly configurable hardware platforms. Convolutional codes are used in every robust digital communication system and Viterbi algorithm is employed in wireless communications to decode the convolutional codes. Such decoders are complex and dissipate large amount of power. In this paper, a low power-reconfigurable Viterbi decoder for WiMAX receiver is described using a VHDL code for FPGA implementation. The proposed design is implemented on Xilinx Virtex-II Pro, XC2vpx30 FPGA using the FPGA Advantage Pro package provided by Mentor Graphics and ISE 10.1 by Xilinx.

Affiliated with

Also associated with

No associations

Rating

FPGA Implementation of a Reconfigurable Viterbi Decoder for WiMAX Receiver does not yet have a rating. At this time, there are no reviews or comments for this scientific paper.

If you have personal experience with FPGA Implementation of a Reconfigurable Viterbi Decoder for WiMAX Receiver, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and FPGA Implementation of a Reconfigurable Viterbi Decoder for WiMAX Receiver will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFWR-SCP-O-559475