FPGA Architecture for Multi-Style Asynchronous Logic

Details FPGA Architecture for Multi-Style Asynchronous Logic FPGA Architecture for Multi-Style Asynchronous Logic

2007-10-25

arxiv.org/abs/0710.4711v1

Dans Design, Automation and Test in Europe - DATE'05, Munich : Allemagne (2005)

Computer Science

Hardware Architecture

Submitted on behalf of EDAA (http://www.edaa.com/)

Scientific paper

This paper presents a novel FPGA architecture for implementing various styles of asynchronous logic. The main objective is to break the dependency between the FPGA architecture dedicated to asynchronous logic and the logic style. The innovative aspects of the architecture are described. Moreover the structure is well suited to be rebuilt and adapted to fit with further asynchronous logic evolutions thanks to the architecture genericity. A full-adder was implemented in different styles of logic to show the architecture flexibility.

Affiliated with

Also associated with

No associations

Rating

FPGA Architecture for Multi-Style Asynchronous Logic does not yet have a rating. At this time, there are no reviews or comments for this scientific paper.

If you have personal experience with FPGA Architecture for Multi-Style Asynchronous Logic, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and FPGA Architecture for Multi-Style Asynchronous Logic will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFWR-SCP-O-431925