Fault Tolerant Variable Block Carry Skip Logic (VBCSL) using Parity Preserving Reversible Gates

Computer Science – Hardware Architecture

Scientific paper

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

9 pages, 16 figures, 2 tables, Accepted for publication in IJCEE, IACSIT, Singapore

Scientific paper

Reversible logic design has become one of the promising research directions in low power dissipating circuit design in the past few years and has found its application in low power CMOS design, digital signal processing and nanotechnology. This paper presents the efficient design approaches of fault tolerant carry skip adders (FTCSAs) and compares those designs with the existing ones. Variable block carry skip logic (VBCSL) using the fault tolerant full adders (FTFAs) has also been developed. The designs are minimized in terms of hardware complexity, gate count, constant inputs and garbage outputs. Besides of it, technology independent evaluation of the proposed designs clearly demonstrates its superiority with the existing counterparts.

No associations

LandOfFree

Say what you really think

Search LandOfFree.com for scientists and scientific papers. Rate them and share your experience with other people.

Rating

Fault Tolerant Variable Block Carry Skip Logic (VBCSL) using Parity Preserving Reversible Gates does not yet have a rating. At this time, there are no reviews or comments for this scientific paper.

If you have personal experience with Fault Tolerant Variable Block Carry Skip Logic (VBCSL) using Parity Preserving Reversible Gates, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Fault Tolerant Variable Block Carry Skip Logic (VBCSL) using Parity Preserving Reversible Gates will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFWR-SCP-O-264848

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.