Exploring NoC Mapping Strategies: An Energy and Timing Aware Technique

Details Exploring NoC Mapping Strategies: An Energy and Timing Aware Technique Exploring NoC Mapping Strategies: An Energy and Timing Aware Technique

2007-10-25

arxiv.org/abs/0710.4738v1

Dans Design, Automation and Test in Europe - DATE'05, Munich : Allemagne (2005)

Computer Science

Hardware Architecture

Submitted on behalf of EDAA (http://www.edaa.com/)

Scientific paper

Complex applications implemented as Systems on Chip (SoCs) demand extensive use of system level modeling and validation. Their implementation gathers a large number of complex IP cores and advanced interconnection schemes, such as hierarchical bus architectures or networks on chip (NoCs). Modeling applications involves capturing its computation and communication characteristics. Previously proposed communication weighted models (CWM) consider only the application communication aspects. This work proposes a communication dependence and computation model (CDCM) that can simultaneously consider both aspects of an application. It presents a solution to the problem of mapping applications on regular NoCs while considering execution time and energy consumption. The use of CDCM is shown to provide estimated average reductions of 40% in execution time, and 20% in energy consumption, for current technologies.

Affiliated with

Also associated with

No associations

Rating

Exploring NoC Mapping Strategies: An Energy and Timing Aware Technique does not yet have a rating. At this time, there are no reviews or comments for this scientific paper.

If you have personal experience with Exploring NoC Mapping Strategies: An Energy and Timing Aware Technique, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Exploring NoC Mapping Strategies: An Energy and Timing Aware Technique will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFWR-SCP-O-432283