Computer Science – Hardware Architecture
Scientific paper
2007-10-25
Dans Design, Automation and Test in Europe | Designers'Forum - DATE'05, Munich : Allemagne (2005)
Computer Science
Hardware Architecture
Submitted on behalf of EDAA (http://www.edaa.com/)
Scientific paper
This paper evaluates the use of pin and cycle accurate SystemC models for embedded system design exploration and early software development. The target system is MicroBlaze VanillaNet Platform running MicroBlaze uClinux operating system. The paper compares Register Transfer Level (RTL) Hardware Description Language (HDL) simulation speed to the simulation speed of several different SystemC models. It is shown that simulation speed of pin and cycle accurate models can go up to 150 kHz, compared to 100 Hz range of HDL simulation. Furthermore, utilising techniques that temporarily compromise cycle accuracy, effective simulation speed of up to 500 kHz can be obtained.
Donlin Adam
Luk Wayne
Rissa Tero
No associations
LandOfFree
Evaluation of SystemC Modelling of Reconfigurable Embedded Systems does not yet have a rating. At this time, there are no reviews or comments for this scientific paper.
If you have personal experience with Evaluation of SystemC Modelling of Reconfigurable Embedded Systems, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Evaluation of SystemC Modelling of Reconfigurable Embedded Systems will most certainly appreciate the feedback.
Profile ID: LFWR-SCP-O-432955