Design and Performance of the CMS Pixel Detector Readout Chip

Details Design and Performance of the CMS Pixel Detector Readout Chip Design and Performance of the CMS Pixel Detector Readout Chip

2005-11-18

arxiv.org/abs/physics/0511166v2

Nucl.Instrum.Meth. A565 (2006) 188-194

Physics

Instrumentation and Detectors

8 pages, 11 figures. Contribution to the Proceedings of the Pixel2005 Workshop, Bonn, Germany

Scientific paper

10.1016/j.nima.2006.05.038

The readout chip for the CMS pixel detector has to deal with an enormous data rate. On-chip zero suppression is inevitable and hit data must be buffered locally during the latency of the first level trigger. Dead-time must be kept at a minimum. It is dominated by contributions coming from the readout. To keep it low an analog readout scheme has been adopted where pixel addresses are analog coded. We present the architecture of the final CMS pixel detector readout chip with special emphasis on the analog readout chain. Measurements of its performance are discussed.

Affiliated with

Also associated with

No associations

Rating

Design and Performance of the CMS Pixel Detector Readout Chip does not yet have a rating. At this time, there are no reviews or comments for this scientific paper.

If you have personal experience with Design and Performance of the CMS Pixel Detector Readout Chip, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Design and Performance of the CMS Pixel Detector Readout Chip will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFWR-SCP-O-710999