Computer Science – Hardware Architecture
Scientific paper
2007-10-25
Dans Design, Automation and Test in Europe | Designers'Forum - DATE'05, Munich : Allemagne (2005)
Computer Science
Hardware Architecture
Submitted on behalf of EDAA (http://www.edaa.com/)
Scientific paper
The introduction of complex SoCs with multiple processor cores presents new development challenges, such that development support is now a decisive factor when choosing a System-on-Chip (SoC). The presented developments support strategy addresses the challenges using both architecture and technology approaches. The Multi-Core Debug Support (MCDS) architecture provides flexible triggering using cross triggers and a multiple core break and suspend switch. Temporal trace ordering is guaranteed down to cycle level by on-chip time stamping. The Package Sized-ICE (PSI) approach is a novel method of including trace buffers, overlay memories, processing resources and communication interfaces without changing device behavior. PSI requires no external emulation box, as the debug host interfaces directly with the SoC using a standard interface.
Mayer Adriano
Mcdonald-Maier K. D.
Siebert Heike
No associations
LandOfFree
Debug Support, Calibration and Emulation for Multiple Processor and Powertrain Control SoCs does not yet have a rating. At this time, there are no reviews or comments for this scientific paper.
If you have personal experience with Debug Support, Calibration and Emulation for Multiple Processor and Powertrain Control SoCs, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Debug Support, Calibration and Emulation for Multiple Processor and Powertrain Control SoCs will most certainly appreciate the feedback.
Profile ID: LFWR-SCP-O-432849