Combined Integer and Variable Precision (CIVP) Floating Point Multiplication Architecture for FPGAs

Details Combined Integer and Variable Precision (CIVP) Floating Point Multiplication Architecture for FPGAs Combined Integer and Variable Precision (CIVP) Floating Point Multiplication Architecture for FPGAs

2007-11-16

arxiv.org/abs/0711.2671v1

Computer Science

Hardware Architecture

Published in Proceedings of the 2007 International Conference on Parallel and Distributed Processing Techniques and Applicatio

Scientific paper

In this paper, we propose an architecture/methodology for making FPGAs suitable for integer as well as variable precision floating point multiplication. The proposed work will of great importance in applications which requires variable precision floating point multiplication such as multi-media processing applications. In the proposed architecture/methodology, we propose the replacement of existing 18x18 bit and 25x18 bit dedicated multipliers in FPGAs with dedicated 24x24 bit and 24x9 bit multipliers, respectively. We have proved that our approach of providing the dedicated 24x24 bit and 24x9 bit multipliers in FPGAs will make them efficient for performing integer as well as single precision, double precision, and Quadruple precision floating point multiplications.

Affiliated with

Also associated with

No associations

Rating

Combined Integer and Variable Precision (CIVP) Floating Point Multiplication Architecture for FPGAs does not yet have a rating. At this time, there are no reviews or comments for this scientific paper.

If you have personal experience with Combined Integer and Variable Precision (CIVP) Floating Point Multiplication Architecture for FPGAs, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Combined Integer and Variable Precision (CIVP) Floating Point Multiplication Architecture for FPGAs will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFWR-SCP-O-60711