Computer Science – Hardware Architecture
Scientific paper
2007-10-25
Dans Design, Automation and Test in Europe - DATE'05, Munich : Allemagne (2005)
Computer Science
Hardware Architecture
Submitted on behalf of EDAA (http://www.edaa.com/)
Scientific paper
As device sizes shrink and current densities increase, the probability of device failures due to gate oxide breakdown (OBD) also increases. To provide designs that are tolerant to such failures, we must investigate and understand the manifestations of this physical phenomenon at the circuit and system level. In this paper, we develop a model for operational OBD defects, and we explore how to test for faults due to OBD. For a NAND gate, we derive the necessary input conditions that excite and detect errors due to OBD defects at the gate level. We show that traditional pattern generators fail to exercise all of these defects. Finally, we show that these test patterns can be propagated and justified for a combinational circuit in a manner similar to traditional ATPG.
Carter Jonathan R.
Ozev Sule
Sorin Daniel J.
No associations
LandOfFree
Circuit-Level Modeling for Concurrent Testing of Operational Defects due to Gate Oxide Breakdown does not yet have a rating. At this time, there are no reviews or comments for this scientific paper.
If you have personal experience with Circuit-Level Modeling for Concurrent Testing of Operational Defects due to Gate Oxide Breakdown, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Circuit-Level Modeling for Concurrent Testing of Operational Defects due to Gate Oxide Breakdown will most certainly appreciate the feedback.
Profile ID: LFWR-SCP-O-432083