Asynchronous logic circuits and sheaf obstructions

Details Asynchronous logic circuits and sheaf obstructions Asynchronous logic circuits and sheaf obstructions

2010-08-16

arxiv.org/abs/1008.2729v1

Computer Science

Hardware Architecture

Scientific paper

This article exhibits a particular encoding of logic circuits into a sheaf formalism. The central result of this article is that there exists strictly more information available to a circuit designer in this setting than exists in static truth tables, but less than exists in event-level simulation. This information is related to the timing behavior of the logic circuits, and thereby provides a ``bridge'' between static logic analysis and detailed simulation.

Affiliated with

Also associated with

No associations

Rating

Asynchronous logic circuits and sheaf obstructions does not yet have a rating. At this time, there are no reviews or comments for this scientific paper.

If you have personal experience with Asynchronous logic circuits and sheaf obstructions, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and Asynchronous logic circuits and sheaf obstructions will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFWR-SCP-O-178308