An Infrastructure to Functionally Test Designs Generated by Compilers Targeting FPGAs

Computer Science – Hardware Architecture

Scientific paper

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

Submitted on behalf of EDAA (http://www.edaa.com/)

Scientific paper

This paper presents an infrastructure to test the functionality of the specific architectures output by a high-level compiler targeting dynamically reconfigurable hardware. It results in a suitable scheme to verify the architectures generated by the compiler, each time new optimization techniques are included or changes in the compiler are performed. We believe this kind of infrastructure is important to verify, by functional simulation, further research techniques, as far as compilation to Field-Programmable Gate Array (FPGA) platforms is concerned.

No associations

LandOfFree

Say what you really think

Search LandOfFree.com for scientists and scientific papers. Rate them and share your experience with other people.

Rating

An Infrastructure to Functionally Test Designs Generated by Compilers Targeting FPGAs does not yet have a rating. At this time, there are no reviews or comments for this scientific paper.

If you have personal experience with An Infrastructure to Functionally Test Designs Generated by Compilers Targeting FPGAs, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and An Infrastructure to Functionally Test Designs Generated by Compilers Targeting FPGAs will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFWR-SCP-O-431900

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.