An averaging method of signal sampling realized with FPGA for GPS receiver

Details An averaging method of signal sampling realized with FPGA for GPS receiver An averaging method of signal sampling realized with FPGA for GPS receiver

Jun 2004

adsabs.harvard.edu/cgi-bin/nph-data_query?bibcode=2004jtf....27...16w&link_type=abstract

Journal of Time and Frequency (ISSN 1001-1544), Vol. 27, No. 1, p. 16 - 22 (2004)

Physics

Fpga, Gps, Averaging Method Of Sampling

Scientific paper

A new method is introduced to downsample the incoming signal from a sampling rate of 5000 samples/ms to 1024 samples/ms, which has been realized with FPGA (field programmable gate array). The simulaton results obtained with Matlab and the synthesis results obtained from ISE (insystem emulator) show that this method would not degrade the SNR; besides, it can simplify the correlation processor of GPS receiver, save the FPGA source, reduce the price of the receiver, raise the processing speed and speed up the designing process.

Affiliated with

Also associated with

No associations

Rating

An averaging method of signal sampling realized with FPGA for GPS receiver does not yet have a rating. At this time, there are no reviews or comments for this scientific paper.

If you have personal experience with An averaging method of signal sampling realized with FPGA for GPS receiver, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and An averaging method of signal sampling realized with FPGA for GPS receiver will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFWR-SCP-O-854782