A space-efficient quantum computer simulator suitable for high-speed FPGA implementation

Physics – Quantum Physics

Scientific paper

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

12 pages, 6 figures, presented at Quantum Information and Computation VII, Orlando, April 2009. Author reprint of final submit

Scientific paper

10.1117/12.817924

Conventional vector-based simulators for quantum computers are quite limited in the size of the quantum circuits they can handle, due to the worst-case exponential growth of even sparse representations of the full quantum state vector as a function of the number of quantum operations applied. However, this exponential-space requirement can be avoided by using general space-time tradeoffs long known to complexity theorists, which can be appropriately optimized for this particular problem in a way that also illustrates some interesting reformulations of quantum mechanics. In this paper, we describe the design and empirical space-time complexity measurements of a working software prototype of a quantum computer simulator that avoids excessive space requirements. Due to its space-efficiency, this design is well-suited to embedding in single-chip environments, permitting especially fast execution that avoids access latencies to main memory. We plan to prototype our design on a standard FPGA development board.

No associations

LandOfFree

Say what you really think

Search LandOfFree.com for scientists and scientific papers. Rate them and share your experience with other people.

Rating

A space-efficient quantum computer simulator suitable for high-speed FPGA implementation does not yet have a rating. At this time, there are no reviews or comments for this scientific paper.

If you have personal experience with A space-efficient quantum computer simulator suitable for high-speed FPGA implementation, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and A space-efficient quantum computer simulator suitable for high-speed FPGA implementation will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFWR-SCP-O-352898

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.