A Scalable VLSI Architecture for Soft-Input Soft-Output Depth-First Sphere Decoding

Computer Science – Hardware Architecture

Scientific paper

Rate now

  [ 0.00 ] – not rated yet Voters 0   Comments 0

Details

Accepted for IEEE Transactions on Circuits and Systems II Express Briefs, May 2010. This draft from April 2010 will not be upd

Scientific paper

10.1109/TCSII.2010.2056014

Multiple-input multiple-output (MIMO) wireless transmission imposes huge challenges on the design of efficient hardware architectures for iterative receivers. A major challenge is soft-input soft-output (SISO) MIMO demapping, often approached by sphere decoding (SD). In this paper, we introduce the - to our best knowledge - first VLSI architecture for SISO SD applying a single tree-search approach. Compared with a soft-output-only base architecture similar to the one proposed by Studer et al. in IEEE J-SAC 2008, the architectural modifications for soft input still allow a one-node-per-cycle execution. For a 4x4 16-QAM system, the area increases by 57% and the operating frequency degrades by 34% only.

No associations

LandOfFree

Say what you really think

Search LandOfFree.com for scientists and scientific papers. Rate them and share your experience with other people.

Rating

A Scalable VLSI Architecture for Soft-Input Soft-Output Depth-First Sphere Decoding does not yet have a rating. At this time, there are no reviews or comments for this scientific paper.

If you have personal experience with A Scalable VLSI Architecture for Soft-Input Soft-Output Depth-First Sphere Decoding, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and A Scalable VLSI Architecture for Soft-Input Soft-Output Depth-First Sphere Decoding will most certainly appreciate the feedback.

Rate now

     

Profile ID: LFWR-SCP-O-715957

  Search
All data on this website is collected from public sources. Our data reflects the most accurate information available at the time of publication.