A Resolution for Shared Memory Conflict in Multiprocessor System-on-a-Chip

Details A Resolution for Shared Memory Conflict in Multiprocessor System-on-a-Chip A Resolution for Shared Memory Conflict in Multiprocessor System-on-a-Chip

2012-02-03

arxiv.org/abs/1202.0613v1

IJCSI International Journal of Computer Science Issues, Vol. 8, Issue 4, No 1, July 2011

Computer Science

Hardware Architecture

5 pages, 4 figures

Scientific paper

Now days, manufacturers are focusing on increasing the concurrency in multiprocessor system-on-a-chip (MPSoC) architecture instead of increasing clock speed, for embedded systems. Traditionally lock-based synchronization is provided to support concurrency; as managing locks can be very difficult and error prone. Transactional memories and lock based systems have been extensively used to provide synchronization between multiple processors [1] in general-purpose systems. It has been shown that locks have numerous shortcomings over transactional memory in terms of power consumption, ease of programming and performance. In this paper, we propose a new semaphore scheme for synchronization in shared cache memory in an MPSoC. Moreover, we have evaluated and compared our scheme with locks and transactions in terms of energy consumption and cache miss rate using SimpleScalar functional simulator.

Affiliated with

Also associated with

No associations

Rating

A Resolution for Shared Memory Conflict in Multiprocessor System-on-a-Chip does not yet have a rating. At this time, there are no reviews or comments for this scientific paper.

If you have personal experience with A Resolution for Shared Memory Conflict in Multiprocessor System-on-a-Chip, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and A Resolution for Shared Memory Conflict in Multiprocessor System-on-a-Chip will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFWR-SCP-O-4151