Computer Science – Hardware Architecture
Scientific paper
2005-03-24
Computer Science
Hardware Architecture
7 pages, 7 figures, 2 tables, Latex, to appear in International Workshop on Rapid System Prototyping (RSP 2005)
Scientific paper
Management of communication by on-line routing in new FPGAs with a large amount of logic resources and partial reconfigurability is a new challenging problem. A Network-on-Chip (NoC) typically uses packet routing mechanism, which has often unsafe data transfers, and network interface overhead. In this paper, circuit routing for such dynamic NoCs is investigated, and a practical 1-dimensional network with an efficient routing algorithm is proposed and implemented. Also, this concept has been extended to the 2-dimensional case. The implementation results show the low area overhead and high performance of this network.
Ahmadinia Ali
Bobda Christophe
der Veen Jan van
Ding Ji
Fekete Sandor P.
No associations
LandOfFree
A Practical Approach for Circuit Routing on Dynamic Reconfigurable Devices does not yet have a rating. At this time, there are no reviews or comments for this scientific paper.
If you have personal experience with A Practical Approach for Circuit Routing on Dynamic Reconfigurable Devices, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and A Practical Approach for Circuit Routing on Dynamic Reconfigurable Devices will most certainly appreciate the feedback.
Profile ID: LFWR-SCP-O-586711