A New Design for Array Multiplier with Trade off in Power and Area

Details A New Design for Array Multiplier with Trade off in Power and Area A New Design for Array Multiplier with Trade off in Power and Area

2011-11-30

arxiv.org/abs/1111.7258v1

Computer Science

Hardware Architecture

5 pages, 6 figures; IJCSI International Journal of Computer Science Issues, Vol. 8, Issue 3, No. 2, May 2011

Scientific paper

In this paper a low power and low area array multiplier with carry save adder is proposed. The proposed adder eliminates the final addition stage of the multiplier than the conventional parallel array multiplier. The conventional and proposed multiplier both are synthesized with 16-T full adder. Among Transmission Gate, Transmission Function Adder, 14-T, 16-T full adder shows energy efficiency. In the proposed 4x4 multiplier to add carry bits with out using Ripple Carry Adder (RCA) in the final stage, the carries given to the input of the next left column input. Due to this the proposed multiplier shows 56 less transistor count, then cause trade off in power and area. The proposed multiplier has shown 13.91% less power, 34.09% more speed and 59.91% less energy consumption for TSMC 0.18nm technology at a supply voltage 2.0V than the conventional multiplier.

Affiliated with

Also associated with

No associations

Rating

A New Design for Array Multiplier with Trade off in Power and Area does not yet have a rating. At this time, there are no reviews or comments for this scientific paper.

If you have personal experience with A New Design for Array Multiplier with Trade off in Power and Area, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and A New Design for Array Multiplier with Trade off in Power and Area will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFWR-SCP-O-9307