A Hardware Implementation of Artificial Neural Network Using Field Programmable Gate Arrays

Details A Hardware Implementation of Artificial Neural Network Using Field Programmable Gate Arrays A Hardware Implementation of Artificial Neural Network Using Field Programmable Gate Arrays

2007-03-05

arxiv.org/abs/physics/0703041v1

Physics

Instrumentation and Detectors

13 pages, 4 figures, submitted to Nucl. Instr. Meth. A

Scientific paper

10.1016/j.nima.2007.08.163

An artificial neural network algorithm is implemented using a field programmable gate array hardware. One hidden layer is used in the feed-forward neural network structure in order to discriminate one class of patterns from the other class in real time. With five 8-bit input patterns, six hidden nodes, and one 8-bit output, the implemented hardware neural network makes decision on a set of input patterns in 11 clocks and the result is identical to what to expect from off-line computation. This implementation may be used in level 1 hardware triggers in high energy physics experiments

Affiliated with

Also associated with

No associations

Rating

A Hardware Implementation of Artificial Neural Network Using Field Programmable Gate Arrays does not yet have a rating. At this time, there are no reviews or comments for this scientific paper.

If you have personal experience with A Hardware Implementation of Artificial Neural Network Using Field Programmable Gate Arrays, we encourage you to share that experience with our LandOfFree.com community. Your opinion is very important and A Hardware Implementation of Artificial Neural Network Using Field Programmable Gate Arrays will most certainly appreciate the feedback.

Rate now

Comments { 0 }

Profile ID: LFWR-SCP-O-114102